J

Senior physical design engineer

Jobster

Permanent
2 dagen geleden
Magazijnmedewerker proshop westzaan

Magazijnmedewerker proshop westzaan

Raaak Personeel

Permanent
1 dag geleden
Lead Engineer - HMB

Lead Engineer - HMB

WETALENT

Permanent
1 dag geleden
J

Gate medewerker transport

Jobster

Permanent
1 dag geleden
J

Vrachtwagenchauffeur portaalwagen

Jobster

Permanent
1 dag geleden
J

Operator 3 ploegen

Jobster

Permanent
1 dag geleden
J

Bbl-leerling logistiek

Jobster

Permanent
1 dag geleden
J

Logistiek medewerker

Jobster

Permanent
1 dag geleden
J

Allround productiemedewerker

Jobster

Permanent
1 dag geleden
J

Operator

Jobster

Permanent
1 dag geleden
J

Commercieel medewerker binnendienst

Jobster

Permanent
1 dag geleden
J

Senior physical design engineer

Jobster – Rijswijk (2280)

Contract: PermanentUren: Salaris:

Job description

A major US semiconductor manufacturer is looking for a Senior Physical Design Engineer to help establish and expand its in-house ASIC implementation team, supporting the development of cutting-edge precision timing and mixed-signal semiconductor products.

You will join a highly successful global engineering organisation responsible for the implementation and delivery of complex digital and mixed-signal ASICs. This is a unique opportunity to play a key role in building physical design methodologies and flows from the ground up, working closely with RTL, analog, verification, and product engineering teams across the full RTL-to-GDSII flow.

The desired applicant for the role of Senior Physical Design Engineer will have strong backend implementation expertise, excellent timing closure knowledge, and experience developing robust physical design methodologies using Cadence tools. Experience across low-power and mixed-signal designs would be highly advantageous.

Requirements:

  • Degree / Masters / Doctorate in Electronics, Microelectronics, Physics, Computer Engineering, or a related field
  • Strong industry experience delivering complex ASICs through successful tape-out
  • Proven expertise across the full RTL-to-GDSII implementation flow
  • Floorplanning, power planning, power grid design, place and route (PnR), clock tree synthesis (CTS), and physical verification
  • Advanced Static Timing Analysis (STA), timing closure, timing constraints, and ECO implementation
  • Experience with low-power implementation methodologies and UPF
  • Strong understanding of signal integrity, power integrity, EM/IR analysis, and physical sign-off
  • Experience developing, maintaining, or building Cadence-based physical design flows and methodologies from scratch
  • Scripting and automation skills using Tcl, Python, Perl, or Shell scripting
  • Ability to work closely with front-end, verification, and analog teams to achieve successful silicon delivery

Excellent salaries, benefits, stocks, bonus, and visa sponsorship are all available for the correctly qualified candidate.

Tel - 01189073075

LinkedIn - https://www.linkedin.com/in/jordan-browne-b4a08b20b/

#J-18808-Ljbffr